We use cookies to provide you with a better experience. By continuing to browse the site you are agreeing to our use of cookies in accordance with our Privacy Policy.
today’s highly integrated RFICs for digital wireless communications. Along the way, we will look at this problem from the foundry, EDA and designer perspectives to hopefully give a comprehensive picture of where we are today and what choices exist to improve RFIC verification and design for yield.
