Quality digital down conversion (DDC) is challenging with high-speed time-interleaved analog-to-digital converters (TIADC) due to frequency response mismatches of sub-ADC slices, which cause spurious components. This paper describes a novel method for real-time DDC with slice mismatch equalization.
Please note:
By downloading a white paper, the details of your profile will be shared with the sponsoring company and you may be contacted by them directly.
Download now!